Danh mục

Master's thesis of Engineering: Radiation hard FPGA configuration techniques using silicon on sapphire

Số trang: 101      Loại file: pdf      Dung lượng: 1.01 MB      Lượt xem: 7      Lượt tải: 0    
Hoai.2512

Phí tải xuống: 101,000 VND Tải xuống file đầy đủ (101 trang) 0
Xem trước 10 trang đầu tiên của tài liệu này:

Thông tin tài liệu:

Once entirely the domain of space-borne applications, the effects of high energy charged particles on electronics systems is now also a concern for terrestrial devices. Reconfigurable components such as FPGAs are particularly vulnerable to radiation single event effects (SEU) as they carry a large amount of memory within a relatively small amount of circuit area. This thesis presents a Silicon on Insulator (SOI) based configuration memory system in a radiation hard reconfiguration system. The SOI technology used in this particular work is Silicon on Sapphire, where Sapphire is used as the body insulator.
Nội dung trích xuất từ tài liệu:
Masters thesis of Engineering: Radiation hard FPGA configuration techniques using silicon on sapphire

Tài liệu được xem nhiều: