Master's thesis of Engineering: Radiation hard FPGA configuration techniques using silicon on sapphire
Số trang: 101
Loại file: pdf
Dung lượng: 1.01 MB
Lượt xem: 7
Lượt tải: 0
Xem trước 10 trang đầu tiên của tài liệu này:
Thông tin tài liệu:
Once entirely the domain of space-borne applications, the effects of high energy charged particles on electronics systems is now also a concern for terrestrial devices. Reconfigurable components such as FPGAs are particularly vulnerable to radiation single event effects (SEU) as they carry a large amount of memory within a relatively small amount of circuit area. This thesis presents a Silicon on Insulator (SOI) based configuration memory system in a radiation hard reconfiguration system. The SOI technology used in this particular work is Silicon on Sapphire, where Sapphire is used as the body insulator.
Nội dung trích xuất từ tài liệu:
Masters thesis of Engineering: Radiation hard FPGA configuration techniques using silicon on sapphire
Nội dung trích xuất từ tài liệu:
Masters thesis of Engineering: Radiation hard FPGA configuration techniques using silicon on sapphire
Tìm kiếm theo từ khóa liên quan:
Masters thesis Masters thesis of Engineering Radiation Hard SOI EEPROM Configuration memory Auto scrubbingGợi ý tài liệu liên quan:
-
Doctoral thesis of Philosophy: Impact of project managers' person-environment fit
313 trang 22 0 0 -
164 trang 18 0 0
-
Bachelor's thesis of Business (Business Information Systems): CRM as a tool for IT strategy planning
160 trang 17 0 0 -
234 trang 16 0 0
-
250 trang 16 0 0
-
65 trang 15 0 0
-
Master's thesis of Engineering: Tram track degradation prediction
101 trang 15 0 0 -
104 trang 15 0 0
-
Master's thesis of Applied Science: Accessibility to green space in the Melbourne metropolitan area
246 trang 15 0 0 -
Master's thesis of Applied Science: Wi-Fi based indoor positioning system using smartphone
91 trang 15 0 0