Danh mục

FPGA prototyping by VHDL examples

Số trang: 471      Loại file: pdf      Dung lượng: 16.76 MB      Lượt xem: 19      Lượt tải: 0    
tailieu_vip

Xem trước 10 trang đầu tiên của tài liệu này:

Thông tin tài liệu:

The main focus of this book is on the effective derivation of hardware, not the syntax of HDL. Instead of explaining every language construct, the book is limited to a small synthesizable subset and uses about a dozen code templates to provide the skeletons of various types of circuits.
Nội dung trích xuất từ tài liệu:
FPGA prototyping by VHDL examples FPGA PROTOTYPING BY VHDL EXAMPLES Xilinx SpartanTM-3Version Pong P. Chu Cleveland State University WILEY- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION This Page Intentionally Left Blank FPGA PROTOTYPING BY VHDL EXAMPLES This Page Intentionally Left Blank FPGA PROTOTYPING BY VHDL EXAMPLES Xilinx SpartanTM-3Version Pong P. Chu Cleveland State University WILEY- INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION Copyright 0 2008 by John Wiley & Sons, Inc. All rights reserved. Published by John Wiley & Sons, Inc., Hoboken, New Jersey. Published simultaneously in Canada. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Section 107 or 108 ofthe 1976 United States Copyright Act, without either the prior written permission ofthe Publisher, or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, Inc., 222 Rosewood Drive, Danvers, MA 01923, (978) 750-8400, fax (978) 750-4470, or on the web at www.copyright.com. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc., 11 1 River Street, Hoboken, NJ 07030, (201) 748-601 1, fax (201) 748- 6008, or online at http://www.wiley.com/go/permission. Limit of Liability/Disclaimer of Warranty: While the publisher and author have used their best efforts in preparing this book, they make no representations or warranties with respect to the accuracy or completeness of the contents of this book and specifically disclaim any implied warranties of merchantability or fitness for a particular purpose. No warranty may be created or extended by sales representatives or written sales materials. The advice and strategies contained herein may not be suitable for your situation. You should consult with a professional where appropriate. Neither the publisher nor author shall be liable for any loss of profit or any other commercial damages, including but not limited to special, incidental, consequential, or other damages. For general information on our other products and services or for technical support, please contact our Customer Care Department within the United States at (800) 762-2974, outside the United States at (3 17) 572- 3993 or fax (317) 572-4002. Wiley also publishes its books in a variety of electronic formats. Some content that appears in print may not be available in electronic format. For information about Wiley products, visit our web site at www.wiley.com. Library of Congress Cataloging-in-Publication Data: Chu, Pong P., 1959- FPGA prototyping by VHDL examples / Pong P. Chu. p. cm. Includes bibliographical references and index. ISBN 978-0-470-18531-5 (cloth : alk. paper) 1, Field programmable gate arrays-Design and construction. 2. Prototypes, Engineering. 3.VHDL (Computer hardware description language) I. Title. TK7895.G36C485 2008 621.39'54~22 2007029063 Printed in the United States of America. 1 0 9 8 7 6 5 4 3 2 1 To myparents, Chia-Chi and Chi-Te, my wqe, Lee, and my daughtel; Patricia This Page Intentionally Left Blank CONTENTS Preface xix Acknowledgments xxv PART I BASIC DIGITAL CIRCUITS 1 Gate-level combinational circuit 1 1.1 Introduction 1 1.2 General description 2 1.2.1 Basic lexical rules 2 1.2.2 Library and package 3 1.2.3 Entity declaration 3 1.2.4 Data type and operators 3 1.2.5 Architecture body 4 1.2.6 Code of a 2-bit comparator 5 1.3 Structural description 6 1.4 Testbench 8 1.5 Bibliographic notes 9 1.6 Suggested experiments 10 1.6.1 Code for gate-level greater-than circuit 10 1.6.2 Code for gate-level binary decoder 10 2 Overview of FPGA and EDA software 11 vii viii CONTENTS 2.1 Introduction 11 2.2 FPGA 11 2.2.1 Overview of a general FPGA device 11 2.2.2 Overview of the Xilinx Spartan-3 devices 13 2.3 Overview of the Digilent S3 board 13 2.4 Development flow 15 2.5 Overview of the Xilinx ISE project navigator 17 2.6 Short tutorial on ISE project navigator 19 2.6.1 Create the design project and HDL codes 21 2.6.2 Create a testbench and perform the RTL simulation 22 2.6.3 Add a constraint file and synthesize and implement the code 22 2.6.4 Generate and download the configuration file to an FPGA device 24 2.7 Short tutorial on the ModelSim HDL simulator 27 2.8 Bibliographic notes 32 2.9 Suggested experiments ...

Tài liệu được xem nhiều: