MAREX: A general purpose hardware architecture for membrane computing
Số trang: 27
Loại file: pdf
Dung lượng: 1.54 MB
Lượt xem: 27
Lượt tải: 0
Xem trước 3 trang đầu tiên của tài liệu này:
Thông tin tài liệu:
In this paper, a first intrinsically parallel hardware architecture to implement generic P system models is introduced. It is designed to be straightforwardly implemented in programmable logic circuits like FPGAs.
Nội dung trích xuất từ tài liệu:
MAREX: A general purpose hardware architecture for membrane computing
Nội dung trích xuất từ tài liệu:
MAREX: A general purpose hardware architecture for membrane computing
Tìm kiếm theo từ khóa liên quan:
Information sciences Hardware architecture for membrane computing Parallel architectures Hardware design the parallel working mechanismsGợi ý tài liệu liên quan:
-
16 trang 32 0 0
-
Pattern classification with evolving long-term cognitive networks
18 trang 31 0 0 -
21 trang 27 0 0
-
NeuNAC: A novel fragile watermarking algorithm for integrity protection of neural networks
14 trang 24 0 0 -
A network generator for covert network structures
12 trang 23 0 0 -
Space-efficient representations of raster time series
26 trang 18 0 0 -
DGHNL: A new deep genetic hierarchical network of learners for prediction of credit scoring
18 trang 18 0 0 -
Adding flexibility to uncertainty: Flexible simple temporal networks with uncertainty (FTNU)
24 trang 16 0 0 -
29 trang 11 0 0
-
Ebook Parallel Programming in C with MPI and OpenMP: Part 1 - Michael J. Quinn
235 trang 11 0 0