Bài giảng Computer Organization and Architecture: Chapter 5
Số trang: 27
Loại file: ppt
Dung lượng: 438.00 KB
Lượt xem: 10
Lượt tải: 0
Xem trước 3 trang đầu tiên của tài liệu này:
Thông tin tài liệu:
Mời các bạn cùng tìm hiểu Semiconductor Memory; Semiconductor Memory Types; Memory Cell Operation;... được trình bày cụ thể trong "Bài giảng Computer Organization and Architecture: Chapter 5 - Internal Memory".
Nội dung trích xuất từ tài liệu:
Bài giảng Computer Organization and Architecture: Chapter 5William StallingsComputer Organizationand Architecture6th EditionChapter 5Internal MemorySemiconductor Memory TypesSemiconductor Memory• RAM —Misnamedasallsemiconductormemoryisrandom access —Read/Write —Volatile —Temporarystorage —StaticordynamicMemory Cell OperationDynamic RAM• Bitsstoredaschargeincapacitors• Chargesleak• Needrefreshingevenwhenpowered• Simplerconstruction• Smallerperbit• Lessexpensive• Needrefreshcircuits• Slower• Mainmemory• Essentiallyanalogue —LevelofchargedeterminesvalueDynamic RAM StructureDRAM Operation• Addresslineactivewhenbitreadorwritten —Transistorswitchclosed(currentflows)• Write —Voltagetobitline – Highfor1lowfor0 —Thensignaladdressline – Transferschargetocapacitor• Read —Addresslineselected – transistorturnson —Chargefromcapacitorfedviabitlinetosense amplifier – Compareswithreferencevaluetodetermine0or1 —CapacitorchargemustberestoredStatic RAM• Bitsstoredason/offswitches• Nochargestoleak• Norefreshingneededwhenpowered• Morecomplexconstruction• Largerperbit• Moreexpensive• Doesnotneedrefreshcircuits• Faster• Cache• Digital —UsesflipflopsStating RAM StructureStatic RAM Operation• Transistorarrangementgivesstablelogicstate• State1 —C1high,C2low —T1T4off,T2T3on• State0 —C2high,C1low —T2T3off,T1T4on• AddresslinetransistorsT5T6isswitch• Write–applyvaluetoB&complimenttoB• Read–valueisonlineBSRAM v DRAM• Bothvolatile —Powerneededtopreservedata• Dynamiccell —Simplertobuild,smaller —Moredense —Lessexpensive —Needsrefresh —Largermemoryunits• Static —Faster —CacheRead Only Memory (ROM)• Permanentstorage —Nonvolatile• Microprogramming(seelater)• Librarysubroutines• Systemsprograms(BIOS)• FunctiontablesTypes of ROM• Writtenduringmanufacture —Veryexpensiveforsmallruns• Programmable(once) —PROM —Needsspecialequipmenttoprogram• Read“mostly” —ErasableProgrammable(EPROM) – ErasedbyUV —ElectricallyErasable(EEPROM) – Takesmuchlongertowritethanread —Flashmemory – ErasewholememoryelectricallyOrganisation in detail• A16Mbitchipcanbeorganisedas1Mof16bit words• Abitperchipsystemhas16lotsof1Mbitchip withbit1ofeachwordinchip1andsoon• A16Mbitchipcanbeorganisedasa2048x 2048x4bitarray —Reducesnumberofaddresspins – Multiplexrowaddressandcolumnaddress – 11pinstoaddress(211=2048) – Addingonemorepindoublesrangeofvaluessox4capacityRefreshing• Refreshcircuitincludedonchip• Disablechip• Countthroughrows• Read&Writeback• Takestime• SlowsdownapparentperformanceTypical 16 Mb DRAM (4M x 4)PackagingModuleOrganizationModule Organization (2)Error Correction• HardFailure —Permanentdefect• SoftError —Random,nondestructive —Nopermanentdamagetomemory• DetectedusingHammingerrorcorrectingcode
Nội dung trích xuất từ tài liệu:
Bài giảng Computer Organization and Architecture: Chapter 5William StallingsComputer Organizationand Architecture6th EditionChapter 5Internal MemorySemiconductor Memory TypesSemiconductor Memory• RAM —Misnamedasallsemiconductormemoryisrandom access —Read/Write —Volatile —Temporarystorage —StaticordynamicMemory Cell OperationDynamic RAM• Bitsstoredaschargeincapacitors• Chargesleak• Needrefreshingevenwhenpowered• Simplerconstruction• Smallerperbit• Lessexpensive• Needrefreshcircuits• Slower• Mainmemory• Essentiallyanalogue —LevelofchargedeterminesvalueDynamic RAM StructureDRAM Operation• Addresslineactivewhenbitreadorwritten —Transistorswitchclosed(currentflows)• Write —Voltagetobitline – Highfor1lowfor0 —Thensignaladdressline – Transferschargetocapacitor• Read —Addresslineselected – transistorturnson —Chargefromcapacitorfedviabitlinetosense amplifier – Compareswithreferencevaluetodetermine0or1 —CapacitorchargemustberestoredStatic RAM• Bitsstoredason/offswitches• Nochargestoleak• Norefreshingneededwhenpowered• Morecomplexconstruction• Largerperbit• Moreexpensive• Doesnotneedrefreshcircuits• Faster• Cache• Digital —UsesflipflopsStating RAM StructureStatic RAM Operation• Transistorarrangementgivesstablelogicstate• State1 —C1high,C2low —T1T4off,T2T3on• State0 —C2high,C1low —T2T3off,T1T4on• AddresslinetransistorsT5T6isswitch• Write–applyvaluetoB&complimenttoB• Read–valueisonlineBSRAM v DRAM• Bothvolatile —Powerneededtopreservedata• Dynamiccell —Simplertobuild,smaller —Moredense —Lessexpensive —Needsrefresh —Largermemoryunits• Static —Faster —CacheRead Only Memory (ROM)• Permanentstorage —Nonvolatile• Microprogramming(seelater)• Librarysubroutines• Systemsprograms(BIOS)• FunctiontablesTypes of ROM• Writtenduringmanufacture —Veryexpensiveforsmallruns• Programmable(once) —PROM —Needsspecialequipmenttoprogram• Read“mostly” —ErasableProgrammable(EPROM) – ErasedbyUV —ElectricallyErasable(EEPROM) – Takesmuchlongertowritethanread —Flashmemory – ErasewholememoryelectricallyOrganisation in detail• A16Mbitchipcanbeorganisedas1Mof16bit words• Abitperchipsystemhas16lotsof1Mbitchip withbit1ofeachwordinchip1andsoon• A16Mbitchipcanbeorganisedasa2048x 2048x4bitarray —Reducesnumberofaddresspins – Multiplexrowaddressandcolumnaddress – 11pinstoaddress(211=2048) – Addingonemorepindoublesrangeofvaluessox4capacityRefreshing• Refreshcircuitincludedonchip• Disablechip• Countthroughrows• Read&Writeback• Takestime• SlowsdownapparentperformanceTypical 16 Mb DRAM (4M x 4)PackagingModuleOrganizationModule Organization (2)Error Correction• HardFailure —Permanentdefect• SoftError —Random,nondestructive —Nopermanentdamagetomemory• DetectedusingHammingerrorcorrectingcode
Tìm kiếm theo từ khóa liên quan:
Bài giảng Computer Organization and Architecture Computer Organization and Architecture Bộ nhớ trong Bộ nhớ bán dẫn Semiconductor Memory Types Memory Cell OperationTài liệu cùng danh mục:
-
Giáo trình Lý thuyết hệ điều hành: Phần 1 - Nguyễn Kim Tuấn
110 trang 434 0 0 -
Lecture Operating systems: Lesson 24 - Dr. Syed Mansoor Sarwar
29 trang 359 0 0 -
Bài giảng Xử lý sự cố phần mềm - Bài 4 Xử lý sự cố sử dụng Internet
14 trang 316 0 0 -
Lecture Operating systems: Lesson 21 - Dr. Syed Mansoor Sarwar
22 trang 309 0 0 -
3 trang 280 0 0
-
Làm việc với Read Only Domain Controllers
20 trang 268 0 0 -
80 trang 258 0 0
-
Lecture Operating systems: Lesson 13 - Dr. Syed Mansoor Sarwar
31 trang 255 0 0 -
Giáo trình Nguyên lý các hệ điều hành: Phần 2
88 trang 254 0 0 -
175 trang 252 0 0
Tài liệu mới:
-
7 trang 0 0 0
-
6 trang 0 0 0
-
24 trang 1 0 0
-
48 trang 0 0 0
-
Đề thi học kì 1 môn Toán lớp 6 năm 2024-2025 có đáp án - Trường THCS Nguyễn Trãi, Núi Thành
24 trang 0 0 0 -
Cập nhật về điều trị Helicobacter pylori
11 trang 1 0 0 -
9 trang 0 0 0
-
105 trang 0 0 0
-
110 trang 0 0 0
-
110 trang 0 0 0